## LV8044LP

## Bi-CMOS LSI

 For Digital Still Camera 6-channel Motor Driver IC
## Overview

The LV8044LP is a 6 -channel motor driver IC for digital still camera.

## Functions

- Two microstep drive H-bridge driver channels.
- Two microstep drive/PWM saturated drive switchable H-bridge driver channels.
- Two constant-current drive H -bridge driver channels.
- Drive mode switchable between 2-phase, 1-2 phase full torque, 1-2 phase, and 4W1-2 phase (channels 1, 2, 3, and 4).
- Microstep drive step advance controlled by a single step signal input (channels 1, 2, 3, and 4).
- Ability to set the hold current to one of four levels (channels 1, 2, 3, and 4).
- Ability to set the constant-current reference voltage to one of 16 levels from the serial data (channels 5 and 6 ).
- Eight-bit 3-wire serial control.
- Three on-chip photosensor driver circuits.


## Specifications

Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage 1 | $\mathrm{V}_{\mathrm{M}}$ max |  | 6.0 | V |
| Power supply voltage 2 | $\mathrm{V}_{\text {CC }}$ max |  | 6.0 | V |
| Output peak current | lo peak | Each CH tw $\leq 10 \mathrm{~ms}$, duty $20 \%$ | 600 | mA |
| Output continuous current | $\mathrm{I}_{0}$ max | Each CH | 400 | mA |
| Maximum power drain allowed 1 | Pd max 1 | IC proper | 0.25 | mW |
| Maximum power drain allowed 2 | Pd max2 | With substrate * | 1.4 | mW |
| Operating temperature | Topg |  | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

$*$ : With $40 \mathrm{~mm} \times 50 \mathrm{~mm} \times 0.8 \mathrm{~mm}$ glass epoxy substrate (four-layer substrate).

Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Power supply voltage range 1 | $\mathrm{V}_{\mathrm{M}}$ |  | 2.7 to 5.5 | V |
| Power supply voltage range 2 | $\mathrm{~V}_{\mathrm{CC}}$ |  | 2.7 to 5.5 | V |
| Logic input voltage range | $\mathrm{V}_{\text {IN }}$ |  | 0 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| STEP frequency | $\mathrm{F}_{\text {STEP }}$ | STEP1, STEP2 | to 64 | KHz |
| PWM frequency | FPWM | STEP3, STEP4 | to 100 | KHz |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{M}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}$

| Parameter |  | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  | typ | max |  |
| Standby supply current |  |  | ISTN | ST = "L" |  |  | 1.0 | $\mu \mathrm{A}$ |
| Motor supply current |  | ${ }^{1} \mathrm{M}$ | $\begin{aligned} & \text { ST = "H", PWM3 = PWM4 = "H", } \\ & \text { IN51 = IN61 = "H", no load } \end{aligned}$ |  | 50 | 100 | $\mu \mathrm{A}$ |
| Logic supply current |  | ${ }^{\text {I CC }}$ | $\begin{aligned} & \text { ST = "H", PWM3 = PWM4 = "H", } \\ & \text { IN51 = IN61 = "H", no load } \end{aligned}$ | 2 | 3 | 4 | mA |
| $\mathrm{V}_{\mathrm{CC}}$ low-voltage cut voltage |  | $\mathrm{V}_{\text {th }} \mathrm{V}_{\mathrm{CC}}$ |  | 2.1 | 2.35 | 2.6 | V |
| Low-voltage hysteresis voltage |  | $\mathrm{V}_{\text {th }} \mathrm{HIS}$ |  | 100 | 150 | 200 | mV |
| Thermal shutdown temperature |  | TSD | Design guarantee | 150 | 180 | 200 | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis width |  | $\Delta$ TSD | Design guarantee |  | 40 |  | ${ }^{\circ} \mathrm{C}$ |
| Microstep Driver (channels 1, 2, 3, and 4) |  |  |  |  |  |  |  |
| Output on resistance |  | Ronu | $\mathrm{I}^{\mathrm{O}}=400 \mathrm{~mA}$, Upper ON resistance |  | 0.7 | 0.8 | $\Omega$ |
|  |  | Rond | $\mathrm{I}_{\mathrm{O}}=400 \mathrm{~mA}$, Lower ON resistance |  | 0.5 | 0.6 | $\Omega$ |
| Output leak current |  | Ioleak1 |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| Diode forward voltage 1 |  | $\mathrm{V}_{\mathrm{D}} 1$ | ID $=-400 \mathrm{~mA}$ |  | 0.9 | 1.2 | V |
| Logic pin input current |  | $\mathrm{I}_{\text {in }} \mathrm{L}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ (ST, STEP1, STEP2) |  |  | 1.0 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{lin}_{\text {i }} \mathrm{H}$ | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ (ST, STEP1, STEP2) | 20 | 33 | 50 | $\mu \mathrm{A}$ |
| Logic input "H" level voltage |  | $\mathrm{V}_{\text {in }} \mathrm{h}$ | ST, STEP1, STEP2 | 2.5 |  |  | V |
| Logic input "L" level voltage |  | $\mathrm{V}_{\text {in }} \mathrm{l}$ | ST, STEP1, STEP2 |  |  | 1.0 | V |
| Current <br> selection <br> reference <br> voltage level | 4W1-2 phase | Vstep16 | Step 16 <br> (Initial level: the channel 1 comparator level) | 0.185 | 0.200 | 0.215 | V |
|  |  | Vstep15 | Step 15 (Initial+1) | 0.185 | 0.200 | 0.215 | V |
|  |  | Vstep14 | Step 14 (Initial+2) | 0.185 | 0.200 | 0.215 | V |
|  |  | Vstep13 | Step 13 (Initial+3) | 0.176 | 0.193 | 0.206 | V |
|  |  | Vstep12 | Step 12 (Initial+4) | 0.170 | 0.186 | 0.200 | V |
|  |  | Vstep11 | Step 11 (Initial+5) | 0.162 | 0.178 | 0.192 | V |
|  |  | Vstep10 | Step 10 (Initial+6) | 0.154 | 0.171 | 0.184 | V |
|  |  | Vstep9 | Step 9 (Initial+7) | 0.146 | 0.163 | 0.176 | V |
|  |  | Vstep8 | Step 8 (Initial+8) | 0.129 | 0.148 | 0.159 | V |
|  |  | Vstep7 | Step 7 (Initial+9) | 0.113 | 0.131 | 0.143 | V |
|  |  | Vstep6 | Step 6 (Initial+10) | 0.097 | 0.115 | 0.127 | V |
|  |  | Vstep5 | Step 5 (Initial+11) | 0.079 | 0.097 | 0.109 | V |
|  |  | Vstep4 | Step 4 (Initial+12) | 0.062 | 0.079 | 0.092 | V |
|  |  | Vstep3 | Step 3 (Initial+13) | 0.044 | 0.06 | 0.074 | V |
|  |  | Vstep2 | Step 2 (Initial+14) | 0.024 | 0.04 | 0.054 | V |
|  |  | Vstep1 | Step 1 (Initial+15) | 0.006 | 0.02 | 0.036 | V |
|  | 1-2 phase | Vstep16 | Step 16 <br> (Initial level: the channel 1 comparator level) | 0.185 | 0.200 | 0.215 | V |
|  |  | Vstep8 | Step 8 (Initial+1) | 0.129 | 0.148 | 0.159 | V |
|  | 1-2 phase <br> (Full torque) | Vstep16 | Step 16 <br> (Initial level: the channel 1 comparator level) | 0.185 | 0.200 | 0.215 | V |
|  |  | Vstep8 | Step 8 (Initial+1) | 0.185 | 0.200 | 0.215 | V |
|  | 2 phase | Vstep8 | Step 8 | 0.185 | 0.200 | 0.215 | V |
|  |  |  |  |  |  | inued on | xt pag |

LV8044LP
Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Chopping frequency | fchop1 |  | 104 | 130 | 156 | KHz |
|  | fchop2 |  | 52 | 65 | 78 | KHz |
|  | fchop3 |  | 160 | 200 | 240 | KHz |
|  | fchop4 |  | 80 | 100 | 120 | KHz |
| Current setting reference voltage | VSEN00 | $(\mathrm{D} 5, \mathrm{D} 6)=(0,0)$ | 0.185 | 0.200 | 0.215 | V |
|  | VSEN01 | $(\mathrm{D} 5, \mathrm{D} 6)=(0,1)$ | 0.119 | 0.134 | 0.149 | V |
|  | VSEN10 | $(\mathrm{D} 5, \mathrm{D} 6)=(1,0)$ | 0.085 | 0.100 | 0.115 | V |
|  | VSEN11 | $(\mathrm{D} 5, \mathrm{D} 6)=(1,1)$ | 0.051 | 0.066 | 0.081 | V |

Constant-Current Drive (channels 5 and 6)

| Output on resistance | Ronu | $\mathrm{I} \mathrm{O}=400 \mathrm{~mA}$, Upper ON resistance |  | 0.7 | 0.8 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Rond | $\mathrm{I}^{\mathrm{O}}=400 \mathrm{~mA}$, Lower ON resistance |  | 0.5 | 0.6 | $\Omega$ |
| Output leak current | Ioleak |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| Diode forward voltage 1 | $\mathrm{V}_{\mathrm{D}} 1$ | $\mathrm{ID}=-400 \mathrm{~mA}$ |  | 0.9 | 1.2 | V |
| Logic pin input current | $\mathrm{l}_{\text {in }} \mathrm{L}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$, (IN51, IN52, IN61, IN62) |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{lin}^{\text {H }}$ | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, (IN51, IN52, IN61, IN62) | 20 | 33 | 50 | $\mu \mathrm{A}$ |
| Logic input "H" level voltage | $\mathrm{V}_{\text {in }} \mathrm{h}$ | IN51, IN52, IN61, IN62 | 2.5 |  |  | V |
| Logic input "L" level voltage | $\mathrm{V}_{\text {in }} \mathrm{l}$ | IN51, IN52, IN61, IN62 |  |  | 1.0 | V |
| Output constant current | IOUT | $\begin{aligned} & \text { Rload }=3 \Omega, \mathrm{RF}=0.5 \Omega, \\ & \text { Internal standard }=0.2 \mathrm{~V} \end{aligned}$ | 380 | 400 | 420 | mA |
| Current setting reference voltage | Vref0 | (D4, D5, D6, D7) $=(0,0,0,0)$ | 0.285 | 0.30 | 0.315 | V |
|  | Vref1 | (D4, D5, D6, D7) $=(1,0,0,0)$ | 0.19 | 0.20 | 0.21 | V |
|  | Vref2 | (D4, D5, D6, D7) $=(0,1,0,0)$ | 0.18 | 0.190 | 0.2 | V |
|  | Vref3 | (D4, D5, D6, D7) $=(1,1,0,0)$ | 0.171 | 0.180 | 0.189 | V |
|  | Vref4 | (D4, D5, D6, D7) $=(0,0,1,0)$ | 0.161 | 0.170 | 0.179 | V |
|  | Vref5 | (D4, D5, D6, D7) $=(1,0,1,0)$ | 0.156 | 0.165 | 0.173 | V |
|  | Vref6 | (D4, D5, D6, D7) $=(0,1,1,0)$ | 0.152 | 0.160 | 0.168 | V |
|  | Vref7 | (D4, D5, D6, D7) $=(1,1,1,0)$ | 0.147 | 0.155 | 0.163 | V |
|  | Vref8 | (D4, D5, D6, D7) $=(0,0,0,1)$ | 0.143 | 0.150 | 0.158 | V |
|  | Vref9 | (D4, D5, D6, D7) $=(1,0,0,1)$ | 0.137 | 0.145 | 0.152 | V |
|  | VrefA | (D4, D5, D6, D7) $=(0,1,0,1)$ | 0.133 | 0.140 | 0.147 | V |
|  | VrefB | (D4, D5, D6, D7) $=(1,1,0,1)$ | 0.128 | 0.135 | 0.142 | V |
|  | VrefC | (D4, D5, D6, D7) $=(0,0,1,1)$ | 0.123 | 0.130 | 0.137 | V |
|  | VrefD | (D4, D5, D6, D7) $=(1,0,1,1)$ | 0.114 | 0.120 | 0.126 | V |
|  | VrefE | (D4, D5, D6, D7) $=(0,1,1,1)$ | 0.104 | 0.110 | 0.116 | V |
|  | VrefF | $(\mathrm{D} 4, \mathrm{D} 5, \mathrm{D} 6, \mathrm{D} 7)=(1,1,1,1)$ | 0.095 | 0.100 | 0.105 | V |
| Photo-sensor Drive Circuit |  |  |  |  |  |  |
| Output saturation voltage | Vsat | $\mathrm{I}=20 \mathrm{~mA}$ |  | 0.09 | 0.12 | V |
| Serial Data Transfer Pin |  |  |  |  |  |  |
| Logic pin input current | $\mathrm{l}_{\text {in }} \mathrm{L}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ (SCLK, SDATA, STB) |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {in }} \mathrm{H}$ | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ (SCLK, SDATA, STB) | 20 | 33 | 50 | $\mu \mathrm{A}$ |
| Logic input "H" level voltage | $\mathrm{V}_{\text {in }} \mathrm{h}$ | SCLK, SDATA, STB | 2.5 |  |  | V |
| Logic input "L" level voltage | $\mathrm{V}_{\text {in }} \mathrm{l}$ | SCLK, SDATA, STB |  |  | 1.0 | V |
| Minimum SLCK "H" pulse width | Tckh |  | 0.125 |  |  | $\mu \mathrm{S}$ |
| Minimum SLCK "L" pulse width | Tckl |  | 0.125 |  |  | $\mu \mathrm{S}$ |
| Minimum setup time (STB $\rightarrow$ SCLK rising edge) | Tsup1 |  | 0.125 |  |  | $\mu \mathrm{S}$ |
| Minimum setup time (SCLK rising edge $\rightarrow$ STB) | Tsup2 |  | 0.125 |  |  | $\mu \mathrm{S}$ |
| Minimum STB pulse width | Tstbw |  | 0.125 |  |  | $\mu \mathrm{S}$ |
| Data setup time | Tds |  | 0.125 |  |  | $\mu \mathrm{S}$ |
| Data hold time | Tdh |  | 0.125 |  |  | $\mu \mathrm{S}$ |
| Maximum SCLK frequency | Fclk |  |  |  | 4 | MHz |

## Serial Input Switching Characteristics Timing Chart



## Package Dimensions

unit: mm (typ)
3302A


## Pin Assignment

|  |  | $\begin{gathered} 28] \\ \frac{0}{4} \\ \hline \end{gathered}$ | $\begin{aligned} & {[27} \\ & \boxed{4} \\ & \stackrel{1}{0} \\ & 0 \end{aligned}$ |  | $\frac{i 25 j}{\stackrel{4}{4}}$ | $\frac{124}{4}$ | $\begin{aligned} & {[23]} \\ & \stackrel{m}{0} \\ & 0 \end{aligned}$ | $\begin{aligned} & 22 \\ & \hdashline \cdots \\ & \end{aligned}$ | $$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32] IN61 |  |  |  |  |  |  |  |  |  | PWM |
| 33i VM6 |  |  |  |  |  |  |  |  |  | vm3 |
| 34.3 SGD |  |  | LV8044LP |  |  |  |  |  |  |  |
| 35 P11 |  |  |  |  |  |  |  |  |  |  |
| $36 . \mathrm{PI} 2$ |  |  |  |  |  |  |  |  |  | SDAT |
| $37 \mathrm{PI} / \mathrm{MO}$ |  |  | TOP VIEW |  |  |  |  |  |  | SCL |
| 38. VM5 |  |  |  |  |  |  |  |  |  | STEP |
| 39] IN52 |  |  |  |  |  |  |  |  |  | VM1 |
|  | $\stackrel{0}{2}$ | $\underset{\sim}{\stackrel{20}{〔}}$ | $\begin{aligned} & \frac{\boxed{6}}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{\sim}{\sim} \\ & 0 \end{aligned}$ | $\underset{\text { Nㅡㄻ }}{\text { N }}$ | $\begin{aligned} & \mathbb{N} \\ & \stackrel{0}{5} \end{aligned}$ | $\frac{\infty}{\stackrel{\circ}{5}}$ | 宕 |  |  |
|  | 1] 2 | 3 | 4 | 5 | 6] |  | 8 | 9 |  | 10 |

## Block Diagram



Pin Function


Continued on next page.

Continued from preceding page.

| Pin No. | Pin name | Function |  |
| :---: | :---: | :--- | :---: |
| 37 | $\mathrm{PI} 3 / \mathrm{MO}$ | Photosensor drive output 3/position detection monitor |  |
| 17 |  |  |  |
| 1 |  |  |  |
| 30 |  |  |  |
| 34 | PGGND |  |  |

## Serial Data Input Specifications

## 1. Serial Data Input Setup



First set STB low and then input the SDATA and SCLK signals. The SCLK signal is not accepted when STB is high. SDATA inputs the data in the order D0, D1, ... D6, D7.
Data is transferred on the rising edge of SCLK and after all data has been transferred, all the data is latched on the rising edge of STB.

## 2. Timing with which the Serial Data Settings are Reflected in the Output

- STP timing mode (applies to microstep driver settings)

Type 1: The hold, reset, and enable settings, as well as the reference voltage setting are reflected at the same time as the STB signal data latch operation.
Type 2: The forward/reverse (FR) and the excitation setting mode (MS) setting that are set at STP setup are reflected in the output at the next clock rising edge after data latch.

- STB timing (applies to settings other than the above)

Type 1: The PWM driver, constant-current driver, PI, and other settings are reflected at the same time as the STB signal data latch operation.


## Serial Data Truth Table

Serial Logic Table (1)

| Input |  |  |  |  |  |  |  | Setting mode | Description | Remarks | Set channel |  |  |  |  |  | PI | Serial data reflection timing |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DO | D1 | D2 | D3 | D4 | D5 | D6 | D7 |  |  |  | 1ch | 2ch | 3ch | 4ch | 5ch | 6ch |  | STEP1 | STEP2 | STB |
| 0 |  |  | 0 | 0 | * | * | * | Channels 1 and 2 excitation mode selection | 2 phase |  | 0 | $\bigcirc$ |  |  |  |  |  | 0 |  |  |
|  |  | 0 | 1 | 0 | * | * | * |  | 1-2 phase (full torque) |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 | 1 | * | * | * |  | 1-2 phase |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | * | * | * |  | 4W1-2 phase |  |  |  |  |  |  |  |  |  |  |  |
|  | 0 |  | * | * | 0 | 0 | * | Channels 1 and 2 current reference voltage selection | 100\% (0.2V) |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ |
|  |  |  | * | * | 1 | 0 | * |  | 67\% (0.134V) |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | 0 | 1 | * |  | 50\% (0.1V) |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | 1 | 1 | * |  | 33\% (0.066V) |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | * | 0 | (Dummy data) |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | * | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 0 | 0 | 0 | * | * | * | * | 1/2ch energization direction | CW (Forward) |  | 0 | 0 |  |  |  |  |  | $\bigcirc$ |  |  |
|  |  |  | 1 | * | * | * | * |  | CCW (Reverse) |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | 0 | * | * | * | 1/2ch step hold | Cancel |  |  |  |  |  |  |  |  |  |  | $\bigcirc$ |
|  |  |  | * | 1 | * | * | * |  | Hold |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | 0 | * | * | 1/2ch counter reset | Reset |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | 1 | * | * |  | Cancel |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | 0 | * | 1/2ch output enable | Output OFF |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | 1 | * |  | Output ON |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | * | 0 | (Dummy data) |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | * | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |

LV8044LP

## Serial Logic Table (2)



Serial Logic Table (3)

| Input |  |  |  |  |  |  | Setting mode | Description | Remarks | Set channel |  |  |  |  |  | PI | Serial data reflection timing |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 D3 | D3 D4 | 4 D5 | D6 | D7 |  |  |  | 1ch | 2ch | 3ch | 4ch | 5ch | 6ch |  | STEP1 | STEP2 | STB |
| 0 |  |  | 00 | 0 * | * | * | 5ch energization direction | OFF | *1 |  |  |  |  | O |  |  |  |  | $\bigcirc$ |
|  | 0 |  | 10 | 0 * | * | * |  | OUT5A $\rightarrow$ OUT5B |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 0 1 | 1 * | * | * |  | OUT5B $\rightarrow$ OUT5A |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 11 | 1 * | * | * |  | Brake |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * 0 | 0 | * | 6ch energization direction | OFF | *2 |  |  |  |  |  | 0 |  |  |  |  |
|  |  |  | * | * 1 | 0 | * |  | OUT6A $\rightarrow$ OUT6B |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * 0 | 1 | * |  | OUT6B $\rightarrow$ OUT6A |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * 1 | 1 | * |  | Brake |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * * | * | 0 | (Dummy data) |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * * | * | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 0 |  | 0 * | * | * | * | Reference setting channel selection | 5ch setting |  |  |  |  |  |  | 0 | 0 |  |  | $\bigcirc$ |
|  |  |  | 1 * | * * | * | * |  | 6 ch setting |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 | 00 | 0 | 0 | Constant-current reference voltage | 0.300V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * 1 | 10 | 0 | 0 |  | 0.200 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 | 01 | 0 | 0 |  | 0.190 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * 1 | 11 | 0 | 0 |  | 0.180V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 | 00 | 1 | 0 |  | 0.170 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 10 | 1 | 0 |  | 0.165 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * 0 | 01 | 1 | 0 |  | 0.160 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 11 | 1 | 0 |  | 0.155 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * 0 | 00 | 0 | 1 |  | 0.150 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 10 | 0 | 1 |  | 0.145 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 1 |  | 0.140 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 11 | 0 | 1 |  | 0.135 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 | 00 | 1 | 1 |  | 0.130 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 10 | 1 | 1 |  | 0.120 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * 0 | 01 | 1 | 1 |  | 0.110 V |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 11 | 1 | 1 |  | 0.100 V |  |  |  |  |  |  |  |  |  |  |  |

Serial Logic Table (4)

| Input |  |  |  |  |  |  |  | Setting mode | Description | Remarks | Set channel |  |  |  |  |  | PI | Serial data reflection timing |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |  |  |  | 1ch | 2ch | 3ch | 4ch | 5ch | 6ch |  | STEP1 | STEP2 | STB |
| 0 | 1 | 1 | 0 | * | * | * | * | Photo-sensor drive 1 | OFF |  |  |  |  |  |  |  | 0 |  |  | 0 |
|  |  |  | 1 | * | * | * | * |  | ON |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | 0 | * | * | * | Photo-sensor drive 2 | OFF |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | 1 | * | * | * |  | ON |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | 0 | * | * | Photo-sensor drive 3 (When PI3 output selected) | OFF |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | 1 | * | * |  | ON |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | 0 | * | (Dummy data) |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | 1 | * |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | * | 0 | (Dummy data) |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | * | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 | * | * | * | * | PI3/MO select | PI3 Output |  |  |  |  |  |  |  | $\bigcirc$ |  |  | 0 |
|  |  |  | 1 | * | * | * | * |  | MO output |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | 0 | * | * | * | MO output channel selection (When MO output selected) | 1/2ch | *3 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | 1 | * | * | * |  | 3/4ch |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | 0 | * | * | MO output position | Initial position | *4 |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | 1 | * | * |  | 1-2 phase |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | 0 | 0 | Chopping frequency setting | 130 KHz |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | 1 | 0 |  | 65 KHz |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | 0 | 1 |  | 200 KHz |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | * | * | * | 1 | 1 |  | 100 KHz |  |  |  |  |  |  |  |  |  |  |  |

## Notes

*1: This serial data is only accepted when the IN51/IN52 pulse inputs are in the Low/Low states, respectively. It is ignored at all other times.
*2: This serial data is only accepted when the IN61/IN62 pulse inputs are in the Low/Low states, respectively. It is ignored at all other times.
*3: When D4 = 1, MO is only output if microstep mode is selected for channels 3 and 4 . In PWM mode, this output is held fixed at the high level.
*4: The MO output can be specified to be the 1-2 phase position only in 4W1-2 phase excitation mode. In all other excitation modes, the MO output position becomes the initial position regardless of the serial data values.

## LV8044LP

Channels 1 and 2 Driver Circuit (Microstep drive stepping mode driver) STEP1 Pin Function

| Input |  | Operating mode |
| :---: | :---: | :---: |
| ST | STEP1 |  |
| Low | $*$ | Excitation step feed |
| High |  |  |
| High | Excitation step hold |  |

Excitation Mode Setting ( $\mathrm{D} 0=0, \mathrm{D} 1=0, \mathrm{D} 2=0$ )

| D3 | Excitation mode | Initial position |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1ch | 2ch |
| 0 | 0 | 2 phase excitation | $100 \%$ | $-100 \%$ |
| 1 | 0 | $1-2$ phase excitation (full torque) | $100 \%$ | $0 \%$ |
| 0 | 1 | $1-2$ phase excitation | $100 \%$ | $0 \%$ |
| 1 | 1 | 4W1-2 phase excitation | $100 \%$ | $0 \%$ |

The initial state at power on is the initial position for each excitation mode when the counter is reset.

Reference Voltage Setting Serial Data: ( $D 0=0, D 1=0, D 2=0$ )

| D5 | D6 | Current setting reference voltage (When microstep is 100\%) |
| :---: | :---: | :---: |
| 0 | 0 | 0.2 V |
| 1 | 0 | 0.134 V |
| 0 | 1 | 0.1 V |
| 1 | 1 | 0.066 V |

The output current setting reference voltage can be switched between four levels with the serial data. This setting is useful for saving power in the motor powered hold state.

## Calculating the Set Current

Since the reference voltage can be modified $(0.2,0.134,0.1$, and 0.66 V$)$ with the serial data, the output current can be set with the reference voltage and the resistor RF connected between the RF pin and ground.

IOUT $=(<$ reference voltage $>\times<$ set current ratio $>) /<$ RF resistor value $>$
Example: If the reference voltage is 0.2 V , the set current ratio is $100 \%$, and the RF resistor value is $1 \Omega$, then the output current will be that shown below.
IOUT $=0.2 \mathrm{~V} \times 100 \% / 1 \Omega=200 \mathrm{~mA}$

## Output Current Vector Locus (With one step normalized to 90 degrees)



Set Current Ratios in the Different Excitation Modes


2 Phase Excitation (CW mode)


2 Phase Excitation full torque (CW mode)


1 2-Phase Excitation (CW mode)



## Current Control Operation Specifications

- Sine wave increasing direction

- Sine wave decreasing direction


Each of the current modes operates with the follow sequence.

- The IC enters charge mode when the chopping oscillation starts. (A period of charge mode is forcibly present in $1 / 8$ of the period, regardless of which of the coil current (ICOIL) and the set current (IREF) is larger.)
- In charge mode, the coil current (ICOIL) and the set current (IREF) are compared.

If an ICOIL < IREF state exists during the charge period:
The IC operates in charge mode until ICOIL $\geq$ IREF. After that, it switches to slow decay mode and then switches to fast decay mode in the last $1 / 8$ of the period.

If no ICOIL < IREF state exists during the charge period:
The IC switches to fast decay mode and the coil current is attenuated with the fast decay operation until the end of the chopping period.

The above operation is repeated. Normally, in the sine wave increasing direction the IC operates in slow (+fast) decay mode, and in the sine wave decreasing direction the IC operates in fast decay mode until the current is attenuated and reaches the set value and the IC operates in slow decay mode.

## Chopping Frequency Setting (D6 and D7 in the serial data)

This IC integrates an internal oscillator circuit and allows the chopping frequency used in constant-current control to be switched with the serial data (111***, D6, D7) setting.

| Data D6 | Data D7 | Chopping frequency |
| :---: | :---: | :---: |
| 0 | 0 | 130 KHz |
| 1 | 0 | 65 KHz |
| 0 | 1 | 200 KHz |
| 1 | 1 | 100 KHz |

## Monitor Output Setting (Serial data bits D3, D4, and D5)

The signal output from the PI3/MO pin can be switched with the serial data (111, D3, ****) setting.

| Data D3 | PI3/MO pin output |
| :---: | :---: |
| 0 | Photosensor drive output 3 |
| 1 | Stepping position detection monitor output |

It is also possible to select which of channels 1 and 2 or channels 3 and 4 are output from the monitor pin with the serial data (111*, D4, D5, **) setting. The MO output position used to detect the driver excitation position in microstepping drive mode can also be switched. The state MO = Low is output at the output position.

| Data D4 | Data D5 | Channels 1 and 2 <br> excitation mode | Channels 3 and 4 excitation <br> mode | MO output |
| :---: | :---: | :---: | :---: | :---: |

Basic Set Current Step Switching (STEP pin) and Forward/Reverse Switching (D3 in the serial data)

## Operations




The IC internal D/A converter advances by 1 bits on the rising edge of the input step pulse.
The CW/CCW mode can be switched with the serial data (100, D3, ****) setting. The operation progresses with the position number decreasing in CW mode and increasing in CCW mode.
In CW mode, the channel 2 current phase is delayed by 90 degrees relative to the channel 1 current.
In CCW mode, the channel 2 current phase is advanced by 90 degrees relative to the channel 1 current.

## LV8044LP

## Excitation Mode Switching During Operation (D3 and D4 in the serial data)



If the excitation mode is switched when power is applied to the motor, the operation follows the sequence shown below. (CW mode)

| Before excitation mode switching |  | Step position after excitation mode switching |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Excitation mode | Position | 4W1-2 phase | 1-2 phase | 2 phase full torque | 2 phase |
| 4W1-2 phase | (16) |  | (8) | (8)' | (8)' |
|  | (15) to (9) |  | (8) | (8)' | (8)' |
|  | (8) |  | 0 | 0 | (8)' |
|  | (7) to (1) |  | (8) | (8)' | (8)' |
|  | 0 |  | -(8) | -(8)' | -(8)' |
| 1-2 phase | (16) | (15) |  | (8)' | (8)' |
|  | (8) | (7) |  | 0 | (8)' |
|  | 0 | -(1) |  | -(8)' | -(8)' |
| 2 phase full torque | (16) | (15) | (8) |  | (8)' |
|  | (8)' | (7) | 0 |  | (8)' |
|  | 0 | -(1) | -(8) |  | -(8)' |
| 2 phase | (8)' | (7) | 0 | 0 |  |

Output Enable Function (D6 in the serial data)


When the OE bit in the serial data, D6 (100, ***, D6, *), is set to 0 , the output is turned off and set to the high-impedance state at the rise of STB.
Since, however, the internal logic circuits operate in this state, the position number will be advanced if a step input is applied. Therefore, when the OE bit (D6) is returned to 1 , a level according to the position number advanced by the step input will be output.

## Counter Reset Function (D5 in the serial data)



When the reset bit in the serial data, D5 (100, $\left.{ }^{* *}, \mathrm{D} 5,{ }^{* *}\right)$, is set to 0 , the output goes to the initial state at the rise of STB and the MO output goes low.
Then, when the reset bit (D5) is next set to 1 , the position number will advance at the next step input.

## Step Hold Function (D4 in the serial data)

(External) Step signal


When the hold bit in the serial data, D4 (100, *, D4, ***), is set to 1 , the external step state at that time is held without change as the internal step state.
Since the (external) step state is low at the timing of the step hold operation (1) in the figure, the internal step state is held at the low level, and since the (external) step state is high at the timing of the step hold operation (1), the internal step state is held at the high level.
When the hold data (D) is set to 0 , the internal state is synchronized with the external step signal.
The output is held at the state at the point where the step hold was applied and after the step hold is released, it advances with the timing of the next step input (rising edge).
As long as the IC is in the hold state, the position number does not advance even if external step pulses are applied.

## LV8044LP

Channels 3 and 4 Driver Circuit (Saturated drive/microstep drive)
Driver Mode Setting (D0 = $0, D 1=1, D 2=0$ )

| D7 data value | Drive mode | Pin functions | Notes |
| :---: | :---: | :---: | :---: |
| 0 | Saturated drive | PWM3 | Used as the channel 3 PWM input pin |
| 1 | Microstep drive | STEP2 | Used as the channels 3 and 4 excitation step input pin |

The channels 3 and 4 driver circuit can be switched between the following operating modes by bit D7 in the serial data (010, ****, D7).
(1) Two saturated mode driver channels
(2) One microstep drive stepping motor driver channel

## Microstep Drive Stepping Motor Driver

The basic functionality provided is identical to that of the channels 1 and 2 stepping motor driver. See section 10-2 for details on the serial data settings.

## PWM Saturated Mode Driver

Channel 3 Truth Table (PWM mode: D0 = 1, D1 = 1, D2 = 0)

| Input |  |  |  |  | Output |  | Operating mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST | PWM3 | D3 | D4 | D7 | OUT3A | OUT3B |  |
| Low | $*$ | $*$ | $*$ | $*$ | OFF | OFF | Standby mode |
| High | Low | 0 | 0 | $*$ | OFF | OFF | Output off |
| High | Low | 1 | 0 | $*$ | High | Low | CW (forward) |
| High | Low | 0 | 1 | $*$ | Low | High | CCW (reverse) |
| High | Low | 1 | 1 | $*$ | Low | Low | Brake |
| High | High | $*$ | $*$ | 0 | Low | Low | SLOW DECAY (brake) |
| High | High | $*$ | $*$ | 1 | OFF | OFF | FAST DECAY (output off) |

Channel 4 Truth Table (PWM mode: D0 = 1, D1 = 1, D2 = 0)

| Input |  |  |  |  | Output |  | Operating mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST | PWM4 | D5 | D6 | D7 | OUT4A | OUT4B |  |
| Low | $*$ | $*$ | $*$ | $*$ | OFF | OFF | Standby mode |
| High | Low | 0 | 0 | $*$ | OFF | OFF | Output off |
| High | Low | 1 | 0 | $*$ | High | Low | CW (forward) |
| High | Low | 0 | 1 | $*$ | Low | High | CCW (reverse) |
| High | Low | 1 | 1 | $*$ | Low | Low | Brake |
| High | High | $*$ | $*$ | 0 | Low | Low | SLOW DECAY (brake) |
| High | High | $*$ | $*$ | 1 | OFF | OFF | FAST DECAY (output off) |

*: Don't care

## LV8044LP

## Channels 5 and 6 Driver Circuit (Constant-current drive)

## Output Function

When the channels 5 and 6 driver circuit is used to drive an actuator, it can be controlled either from the serial data or from the IN51, IN52, IN61, and IN62 parallel signals.
When the parallel input signals IN51 (IN61)/IN52 (IN62) are in the low/low state (note that since these inputs are pulled down internally in the IC, the open/open state can also be used), the output mode will be determined by the serial data.
If the parallel input signals are in any state other than the above, the serial data will be ignored and the output mode will be determined by the parallel inputs.

Truth Table (Channel 5: D0 = 1, D1 = 0, D2 = 1)

| Parallel input |  | Serial data |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LN51 | IN52 | D3 | D4 | OUT5A | OUT5B |  |
|  | Low | 0 | 0 | OFF | OFF | Standby mode |
|  |  | 1 | 0 | High | Low | CW (forward) |
|  |  | 0 | 1 | Low | High | CCW (reverse) |
|  |  | 1 | 1 | Low | Low | Brake |
| High | Low | $*$ | $*$ | High | Low | CW (forward) |
| Low | High | $*$ | $*$ | Low | High | CCW (reverse) |
| High | High | $*$ | $*$ | Low | Low | Brake |

Truth Table (Channel 6: D0 = 0, D1 = 0, D2 = 1)

| Parallel input |  | Serial data |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN61 | IN62 | D5 | D6 | OUT6A | OUT6B |  |
| Low | Low | 0 | 0 | OFF | OFF | Standby mode |
|  |  | 1 | 0 | High | Low | CW (forward) |
|  |  | 0 | 1 | Low | High | CCW (reverse) |
|  |  | 1 | 1 | Low | Low | Brake |
| High | Low | * | * | High | Low | CW (forward) |
| Low | High | * | * | Low | High | CCW (reverse) |
| High | High | * | * | Low | Low | Brake |

*: Don't care

## Constant-Current Control

Reference Voltage Setting ( $\mathrm{D} 0=1, \mathrm{D} 1=0, \mathrm{D} 2=1, \mathrm{D} 3=0$ (channel 5) or D3 = 1 (channel 6))

| D4 | D5 | D6 | D7 | Current setting reference voltage |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0.300 V |
| 1 | 0 | 0 | 0 | 0.200 V |
| 0 | 1 | 0 | 0 | 0.190 V |
| 1 | 1 | 0 | 0 | 0.180 V |
| 0 | 0 | 1 | 0 | 0.170 V |
| 1 | 0 | 1 | 0 | 0.165 V |
| 0 | 1 | 1 | 0 | 0.160 V |
| 1 | 0 | 0 | 0 | 0.155 V |
| 0 | 1 | 0 | 1 | 0.150 V |
| 1 | 1 | 1 | 1 | 0.145 V |
| 0 | 0 | 1 | 1 | 0.140 V |
| 1 | 0 | 1 | 1 | 0.135 V |
| 0 | 1 | 1 | 1 | 0.130 V |
| 1 | 1 | 1 | 0.120 V |  |
| 1 | 0 | 1 | 0.110 V |  |

The constant-current setting for channels 5 and 6 can be set individually for each channel.
(When D3 is 0 , channel 5 is set, and when D3 is 1 , channel 6 is set.)

The constant-current output value is set by the constant-current reference voltage set with the serial data and the value of the resistor (referred to as "RF" here) connected to the RF5 or RF6 pin.
The formula below is used to calculated the constant-current output value.
<Constant-current output level> = <current setting reference voltage>/<RF resistor>


## LV8044LP

## Photosensor Drive Circuit (PI1, PI2, and PI3)

The photosensor drive circuit has open-drain outputs. The output is controlled (set to on or off) by a bit in the serial data (0 or 1).

Truth Table

| Input |  |  |  | Output |  |  | Drive circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST | D3 | D4 | D5 | Pl1 | PI2 | PI3 |  |
| Low | * | * | * | OFF | OFF | OFF | Standby mode |
| High | 0 | * | * | OFF | * | * | Off |
| High | 1 | * | * | Low | * | * | On |
| High | * | 0 | * | * | OFF | * | Off |
| High | * | 1 | * | * | Low | * | On |
| High | * | * | 0 | * | * | OFF | Off |
| High | * | * | 1 | * | * | Low | On |

■ SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
■ SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.

- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
$\square$ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
$\square$ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
■ Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of March, 2007. Specifications and information herein are subject to change without notice.

